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Abstract 
We analyze the performance of a recently reported Ge/Si core/shell nanowire transistor 
using a semiclassical, ballistic transport model and an sp3s*d5 tight-binding treatment of 
the electronic structure.  Comparison of the measured performance of the device with the 
effects of series resistance removed to the simulated result assuming ballistic transport 
shows that the experimental device operates between 60 to 85% of the ballistic limit.  For 
this ~15 nm diameter Ge nanowire, we also find that 14-18 modes are occupied at room 
temperature under ON-current conditions with ION/IOFF=100. To observe true one 
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dimensional transport in a <110> Ge nanowire transistor, the nanowire diameter would 
have to be much less than about 5 nm. The methodology described here should prove 
useful for analyzing and comparing on common basis nanowire transistors of various 
materials and structures. 
 Semiconducting nanowire transistors are attracting attention due to their potential 
applications such as electronics1-7 and biomolecule detection8,9. Promising device 
performance has recently been reported for Si2,6 and Ge1 nanowire field-effect transistors 
(NWFETs). High hole/electron mobilities, large ON-currents, large ION/IOFF ratios, and 
good subthreshold swings have been reported1,2,5,6. These device performance metrics 
provide important measures of progress as device fabrication technologies are being 
refined, but it is still unclear how measured results compare against theoretical 
expectations, how to compare the results from different experiments, and how to assess 
nanowire transistor performance against that of state-of-the-art silicon metal-oxide-
semiconductor FETs (MOSFETs).  Mobility is commonly used as a device metric, but it 
is not a well-defined concept at the nanoscale, and its relevance to nanoscale MOSFETs 
is unclear. It is, rather, more appropriate to compare a nanoscale MOSFET against its 
ballistic limit. In this letter, we do so by analyzing the performance of a recently reported 
Ge/Si core/shell NWFET1. 
 
We analyze the performance of a NWFET by comparing the measured current vs. 
voltage (I-V) characteristics to a theoretical model of a ballistic nanowire MOSFET. This 
semiclassical, top-of-the-barrier model requires as inputs the electronic structure of the 
nanowire and the gate and drain capacitances10. To obtain the bandstructure of the Ge 
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nanowire, we assume an unrelaxed nanowire atomic geometry with bulk atomic positions 
and construct the Hamiltonian of the nanowire unit cell using the orthogonal-basis 
sp3d5s* tight-binding method developed for bulk electronic structure11. Each atom is 
modeled using 10 orbitals per atom per spin (20 orbitals per atom total). The nanowire is 
assumed to be infinitely long, and the nanowire surface is taken to be passivated by 
hydrogen atoms, which is treated numerically using a hydrogen termination model of the 
sp3 hybridized interface atoms12. This technique has been reported to successfully remove 
all the interface states from the band gap12. Although no relaxation or strain effects are 
included, this model has shown good agreement with the measured bandgap vs. diameter 
of silicon nanowires13. 
 
Figures 1(a) and 1(b) display the computed bandstructure for 5 and 15 nm diameter 
<110> Ge nanowires. Due to quantum confinement, the direct bandgap at the Γ-point 
(projection of L valley of bulk Ge bandstructure) of the nanowire is larger than the 
indirect bandgap of bulk Ge and increases as the diameter of nanowire decreases, as 
shown in Fig. 1(c). A similar phenomenon in Si nanowires has been theoretically 
predicted by different studies14,15. The results shown in Fig. 1(c) indicate that in order to 
see significant quantum confinement effects, the diameter of the nanowire should be 
smaller than about 5 nm.  
 
To simulate the ballistic I-V characteristic of the NWFET, a semi-classical top-of-the-
barrier MOSFET model was used10. In this model, a simplified 3-dimensional self-
consistent electrostatic model including quantum capacitance effects is coupled with a 
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ballistic treatment of hole transport. Three dimensional electrostatics are described by a 
simple capacitance model10.  The capacitors represent the electrostatic coupling of the 
gate (CG), drain (CD), and source terminals (CS) to the top of the potential barrier at the 
source end of the channel. These capacitors control the subthreshold swing, S, of the 
transistor and the drain-induced barrier lowering (DIBL) according to 
2.3 /G BC k T q
C S∑
=                                                                                  (1a) 
2.3 /D BC k T q DIBL
C S∑
= ×                                                                  (1b) 
G D SC C C C∑ = + +                                                                              (1c) 
The gate insulator capacitance is the most critical parameter in the model.  The 
maximum capacitance would be achieved in a cylindrical gate geometry as shown in Fig. 
2(a). For top gated devices, however, a half-cylinder geometry as shown in Fig. 2(b) may 
be a closer approximation to the actual structure. We used the finite element package, 
FEMLAB®, to compute the theoretical capacitance for such a structure. In practice, the 
actual capacitance may be difficult to estimate because of uncertainties in film 
thicknesses and in the geometry of the gate stack. Measurement of the actual gate 
capacitance on the actual device being analyzed would be the best procedure, but such 
measurements are difficult.  (Very recently, however, similar measurements on a carbon 
nanotube transistor have been reported16.)  Accordingly, we will consider both the 
cylindrical and half cylindrical geometries in the analysis that follows. The uncertainty in 
gate capacitance is one of the most significant contributions to the error bars for our 
analysis.  
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The Poisson’s potential (UP) is equal to U0⋅(N-N0), where U0=q/CΣ is the single 
electron charging energy, N0 and N are the number of mobile carriers at the top of the 
barrier at equilibrium and under applied bias, respectively, and CΣ  is the total 
capacitance. The carrier density N, moreover, can be directly computed from the 
previously determined E-k relations,  
-
[ ( ( ) ) ( ( ) )]scf fs scf fs D
dk
N f E k U E f E k U E qVπ
∞
∞
= + − + + − +∫  ,                                (2) 
where f(E) is the Fermi function and Efs is the chemical potential in the source region. 
Iteration between N and Uscf is repeated until the self-consistency reaches convergence. 
The NW MOSFET current is then evaluated using the semi-classical transport equation in 
the ballistic limit: 
2
[ ( ) ( )]fs fs D
Uscf
q
I dE f E E f E E qV
h
∞
= − − − +∫                                  (3)               
More details of this model can be found in Ref. 10 and 17. 
 
Using the techniques described above, we analyzed the performance of a recently 
reported Ge/Si, core/shell nanowire FET1. The nominal diameter of the Ge core is D = 
14.7 2 nm± , and the axial crystallographic direction of the nanowire is along <110>.  
The gate insulator consists of a layer of HfO2 deposited by atomic layer deposition, a 
SiO2 native oxide layer, and the depleted silicon shell layer. Any doping of the silicon 
shell layer would simply shift the threshold voltage of the device, but threshold voltage 
differences are removed by the analysis procedure. The thickness of each insulator shell 
in this simulated device is taken to be 4 nm, 1 nm, and 1.7nm for HfO2 (κ=23), SiO2 
(κ=3.9), and Si (κ=11.9) shell, respectively, as determined from the fabrication process.  
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The nanowire sits on a 50 nm thick layer of SiO2 on top of an n-type silicon wafer doped 
with resistivity less than 0.005 Ω-cm. Using these numbers, we obtain a gate insulator 
capacitance as 6.9 10.7GC< < pF/cm.  The device to be analyzed has a channel length of 
190 nm.  For details of the fabrication process and device structure, see Ref. 1. 
 
Because of uncertainties in threshold voltage caused by charge at the 
dielectric/semiconductor interface and the workfunctions of different gate electrodes, it is 
not advisable to compare I-V characteristics of devices directly. It is preferable to 
compare ION vs. ION / IOFF at a fixed drain voltage18. To generate such a curve from 
measurements or theoretical calculations, the device operation voltage, VDD, is first 
specified.  For this analysis, we take VDD = 1 V.  From the measured or calculated drain 
current as function of VGS for VDS = VDD, we extract ION vs. ION / IOFF by defining a 
“window” VDD volts wide and superimposing it on the I-V characteristic.  We then read 
ION from the left side of the window and IOFF from the right side.  By sweeping the 
window across the entire I-V characteristic, we produce a plot of ION vs. ION / IOFF.  
 
Figure 3(a) shows the experimentally measured IDS vs. VG at VD = 1, 0.1 and 0.01 V. 
The subthreshold swing at VD= 1 V is 100 mV/dec. The DIBL is obtained as 150 mV/V 
from the horizontal displacement in the VD = 1 and 0.1 V curves at ID = 0.1 μA for VD = 1 
and 0.1 V. The series resistance of this device can be obtained from the experimental ID 
vs. VG characteristic at a low drain bias of VD = 100 or 10 mV. The inset of Figure 3(a) 
shows the measured device resistance, SD DS DSR V I= as function of –VG for VD= 0.1 V 
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and 10 mV. The saturation value of RSD = 5.6 kΩ appears between VG = 0 to VG = -1 V, 
and is the series resistance of the device. 
 
The ambipolar behavior displayed in Fig. 3(a) raises the possibility that this device is a 
Schottky barrier FET.  The top-of-the-barrier models we use to analyze the data assumes 
MOSFET-type operation in which the source can supply any current that the gate 
demands.  Using an approach proposed by J. Appenzeller, et al.19,20, we estimate that the 
barrier height of this device is only 30 meV, which may be small enough to ensure 
MOSFET-type operation. 
 
Figure 3(b) compares the simulated ION vs. ION/IOFF for two ballistic Ge NW MOSFETs 
with a series resistance of 5.6 KΩ as compared to the experimental measurements 
(triangles). Due to uncertainties of the experimental device structure, two cases were 
considered. The solid line presents the maximum estimated ballistic I-V of a Ge NW 
MOSFET with a perfectly cylindrical gate (CG=10.7 pF/cm) and the largest estimated 
diameter with D=17 nm whereas the dashed line presents the minimum possible ballistic 
I-V of a Ge NW MOSFET with half-cylindrical metal gate (CG=6.9 pF/cm) and the 
smallest possible diameter with D=13nm. Our analysis shows that this nanowire 
transistor operates between 60% and ~85% of the ballistic limit at ION/IOFF=100. Even 
with the most conservative assumption of a cylindrical gate, the device appears to operate 
rather close to the ballistic limit, while the more reasonable assumption of a half 
cylindrical gate suggests that this device operates at its ballistic limit.  
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To gain further insight into the performance of this device, the number of modes 
involved in carrier transport, i.e., the number of modes between Efs and Efs-qVD vs. gate 
bias was studied for two different nanowire diameters. The outside shells, Si, SiO2 and 
HfO2, remain constant (same geometry as described above), and the Fermi level is set to 
100 meV above the first valence subband at equilibrium for all cases in this simulation. 
Figure 4 shows the number of populated modes vs. VG for a small diameter (3 nm) and a 
large diameter (17 nm) Ge nanowire MOSFET with a perfectly cylindrical gate under 
VDS=1 V. We found that the number of populated modes strongly depends on the 
nanowire diameter and decreases as the diameter shrinks because of the larger subband 
separation in wires with smaller diameter. According to the geometry of the measured 
device, the maximum and minimum possible number of subbands dropping into the 
window of Efs and Efs-qVD at ON-current condition for ION / IOFF = 100 was determined to 
be 18 modes and 14 modes for the 17 nm diameter nanowire with a perfectly cylindrical 
gate and the 13 nm diameter with a half cylindrical gate, respectively. The results show 
that although conduction in this NWFET is not one-dimensional, a relatively small 
number of modes carry the current.  
 
To observe true 1D transport at room temperature, the diameter of Ge nanowire 
MOSFET should be relatively small—such as 3 nm as shown in Fig. 4. For a large 
diameter (17 nm) nanowire MOSFETs, the number of populated modes increases quickly 
as soon as the device turns on. In the 3 nm case, however, the number of populated 
modes increases slowly as VG increases which provides a larger voltage margin to 
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observe true 1D single-subband carrier conduction compared with larger diameter 
nanowires.   
Our analysis of this experiment is based on a number of assumptions that should be 
carefully examined.  First, there is the uncertainty in the precise gate capacitance, which 
can only be resolved by directly measuring the gate capacitance on the device under test.  
Second is our assumption of bulk atomic positions for the nanowire. Crystalline Si has a 
4% lattice mismatch with Ge. Therefore large amount of strain might exist at the epitaxial 
core/shell interface. Although our preliminary examination of relaxation effects using 
NEMO-3D22,23 and a similar Ge/Si nanowire core/shell structure FET (but with <100> 
orientation) suggests that the ON-current does not vary substantially with introduction of 
interfacial stress, a more extensive study of strain relaxation on carrier transport resulting 
from the lattice mismatch in Ge/Si core/shell nanowire MOSFETs is underway. Finally, 
we have not treated the self-consistent band-bending within the nanowire itself, which 
could also affect the electronic structure. Each of these assumptions is being examined, 
but we do not expect the broad conclusions to change - this device appears to operate 
relatively close to the ballistic limit. In spite of the uncertainties, this result is surprising, 
given that a recent theoretical analysis suggests that silicon nanowire FETs should 
operate very far from the ballistic limit when the channel length is longer than only a few 
nanometers21. Additional experimental and theoretical investigations are needed to 
further address the nature of room temperature high-field transport in nanowire 
transistors, specifically how they can operate so close to the ballistic limit. 
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In summary, recent experimental results for a Ge/Si core/shell NWFET device were 
analyzed, and the results suggest that this device operates surprisingly close to its ballistic 
limit. The device appears to operate as a nanowire MOSFET, with only about 14-18 
modes involved in carrier transport.  Our analysis also suggests that to obtain true one 
dimensional transport in a <110> Ge NW MOSFET, the nanowire diameter would have 
to be much less than about 5 nm, and the device bias would have to be carefully selected. 
More precise analyses of experimental data like this will require careful measurements of 
nanowire gate capacitance and an understanding how lattice strain and self-consistent 
electrostatics affect the electronic structure of nanowires. In general, the methodology 
presented here should prove useful for analyzing and comparing on common basis 
nanowire transistors of various materials and structures. 
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Figure Captions: 
Figure 1: (a) and (b) Electronic structure of the D = 5 and 15 nm <110> cylindrical Ge 
nanowire, respectively. (c) Bandgap EG as function of diameter for a cylindrical <110> 
Ge-nanowire where EG is taken at the Γ-point of the 1D Brillouin zone. When the 
diameter of the nanowire is less than 5 nm, the bandgap shows a significant increase. 
 
Figure 2: Schematics of a cylindrical gate nanowire (a) and a semi cylindrical gate 
nanowire sitting on the SiO2 substrate (b). 
 
Figure 3: (a) Experimental measurements of a <110> Si/Ge core/shell nanowire 
MOSFET: IDS as a function of VG at VD =1, 0.1, and 0.01 V. The vertical dashed lines 
show the VDD window used to obtain the dependence of ION on ION/IOFF in Fig. 3(b). 
Based on the data of VD = 1 V, S = 100 mV/decade can be determined. Using the data of 
VD = 0.1 and 0.01 V, the dependence of RSD on VD can be calculated (inset). The flat 
region of RSD can be attributed to the series resistance (at VG=0, RSD= 5.6 KΩ). (b) 
Simulated ON-current vs. ION/IOFF for a <110> Ge NW MOSFET with RSD= 5.6 KΩ in 
comparison with experimental data (triangles). Solid and dashed lines present the 
simulated ballistic results with D= 17 nm and CG= 10.7 pF/cm, and D= 13 nm and CG= 
6.9 pF/cm, respectively.  
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Figure 4: Dependence of the number of modes involved in carrier transport on the gate 
voltage for the 3 nm (dashed) and 17 nm (solid) diameter Ge nanowires under VDS=1 V. 
The outside shells, Si, SiO2 and HfO2, remain constant, and the Fermi level is set to 100 
meV above the first valence subband for both cases in this simulation. Compared to a 
large diameter nanowire such as 17 nm diameter one, the small diameter nanowire (3 nm) 
is relatively feasible to observe true 1D transport at room temperature due to the larger 
subband separation.   
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